Lattice MachXO2 FPGA Tutorial: Diamond and Reveal Basics
This video walks through a simple "HelloWorld" type of project with the Lattice MachXO2 FPGA/CPLD breakout board. A simple program is written that shows a binary counter with the LEDs, and the counter only increments when the user holds down a pushbutton. Lattice Diamond is used to create the program. After writing the code and a testbench for it, Aldec Active-HDL is used to run a simulation. The FPGA is then programmed using the onboard FTDI JTAG adapter. The process for programming to both Flash and SRAM is shown. Finally, Lattice Reveal is used to implement an embedded logic analyzer on the FPGA. This lets us examine internal registers while the chip is running. This tool is great for those times where simulations seem fine, but real-world testing exposes problems. A text + screenshots summary of this video is available on my blog: http://www.farrellf.com/projects/hard...

FTDI 245 FIFO Tutorial with Visual Studio and a Lattice MachXO2 FPGA

EEVblog #496 - What Is An FPGA?

Lattice iCE40 FPGA Dev Board

Introduction to FPGA Part 1 - What is an FPGA? | Digi-Key Electronics
![[002] Testing the Linux Kernel driver for the Lattice iCE40 FPGA](https://i.ytimg.com/vi/nIEB1VAGUcs/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLCuR9tdfNiMUoj6dyi1hJzCZr-mWA)
[002] Testing the Linux Kernel driver for the Lattice iCE40 FPGA

Get Started With FPGAs and Verilog in 13 Minutes!

FPGAs Aren’t Processors (Unless You Want Them to Be) || FPGA Deep Dive and Use

How SpaceX Humiliated Wall Street

Making OpenSource USB C Industrial HQ camera with Lattice FPGA, Cypress FX3 C Mount IMX477 #JLCONE

Introduction to FPGA Part 2 - Getting Started with Yosys, IceStorm, and Apio | Digi-Key Electronics

NVIDIA Monopoly is DEAD | OPEN-SOURCE Chips Are HERE!

Something is jamming GPS over Europe. Here's what we found

The Harsh Truth about FPGAs (You Should Avoid Them?!)

Creator of C++: Bell Labs, Negative Overhead Abstraction, Mistakes | Bjarne Stroustrup

How Huawei Just Built an Impossible Chip

FPGA/SoC Board Bring-Up Tutorial (Zynq Part 1) - Phil's Lab #96

The History of the FPGA: The Ultimate Flex

FPGA #4 - ICE40HX Simple Breakout Board Schematic

Programmable Logic II: Program a CPLD from start to finish.

