BAG: A Process-Portable Framework for Generator-based AMS Circuit Design - Eric Chang | CICC 2019
Abstract: As the nature of scaling has shifted due to both technological and economic barriers, innovations in systems and circuits have become increasingly necessary to meet the needs to next generation designs. However, the stringent and unintuitive design rules and increased interconnect resistance/capacitance in process nodes under 10nm has severely lengthen the time spent in post-layout verification and limit designers' ability to explore new circuit designs. To significantly improve designers' productivity, we advocate for a generator-based design approach, where instead of designing one circuit instance, the designer captures their methodology as an executable circuit generator that consists of parameterized procedures which can produce schematic, layout, behavioral model, and verification test benches from input specifications. With these generators, designers can incorporate fully automated design iteration loops on accurate post-layout simulation data in their design procedure. More importantly, such generators can easily produce many circuit instances for similar applications with different specifications, which promotes design reuse and simplifies complex system design. This talk presents an overview of BAG, a Python framework that enables the development of process-portable circuit generators. This talk will also feature a live demo showcasing the typical generator-based design flow, with an emphasis on the challenges of process-portable layout generator development. Biography: Eric Y. Chang received the B.S. degree in electrical engineering and computer sciences from the University of California, Berkeley in 2011. From 2011 to 2014, he was a full-time Researcher at Oracle Labs, where he worked on silicon photonics under the DARPA POEM program. Afterwards, He worked on design automation of analog and mixed-signal circuits at University of California, Berkeley, and will graduate with a Ph.D. degree in 2019. He is currently the CTO of Blue Cheetah Analog Design Inc., a startup specialized in development of automated analog mixed-signal IP generators.

CICC 2019 ES1-1 "High Voltage Devices, Topologies and Gate Drivers" - Yogesh Ramadass

Ringamp: The Scalable Amplifier We’ve All Been Waiting For? - Ben Hershberg | CICC 2020 | ES

CMOS Transistor Sizing: Gm/ID Approach — Boris Murmann | ISSCC 2026 | Circuit Insights (5)

An introduction to Beamforming

CICC 2015 EdSession by Pavan Hanumolu on Low Dropout Regulators

GLOBALFOUNDRIES webinar: Analog Design Workshop for 22FDX 22nm FD-SOI Technology part I

Distinguished Talk 02: Systematic Design of Analog CMOS Circuits

The Practical Skill of Schematics Drawing and Its Importance for Designers Success

Robot Framework Tutorial For Beginners | Robot Framework With Python | Intellipaat

Building an AI Dark Factory: A Codebase That Writes Its Own Code, Live

PLC Troubleshooting 101. Basic Steps to Diagnose and Fix Your Machine

Etch: Lithography's Unheralded Sibling

RL for Agents Workshop - Deep Dive on Training Agents with RL and Open Source

ES3-3- "ADC-based Wireline Transceivers" - Yohan Frans

CICC ES2-1 - "IC Design after Moore's Law" - Dr. Greg Yeric

Designing Data-Intensive Applications: Chapters 1 and 2

AI-Enabled RFIC Design Beyond Human Intuition - Kaushik Sengupta | Webinars for Young Excellence

How to Program Allen Bradley PLC Training for Beginners

How DSP is Killing the Analog in SerDes

