How DSP is Killing the Analog in SerDes
Alphawave IP CEO covers the benefits of DSP based SerDes that are become more popular since standards started to converge on PAM4 signaling and semiconductor manufacturing process have continued to improve.

▶︎
What is an eye diagram?

▶︎
The Path to 200Gbps Serial Links

▶︎
Co-Packaged Optics for our Connected Future

▶︎
Understanding Signal Integrity

▶︎
Comparators: The Building Blocks of Analog to Digital Converters (ADC)

▶︎
ES3-3- "ADC-based Wireline Transceivers" - Yohan Frans

▶︎
SERDES Clocking and Equalization for High-Speed Serial Links, Jack Kenney

▶︎
How does signal integrity affect eye diagrams?

▶︎
HIGH SPEED SERDES (INTRODUCTION)

▶︎
The most misunderstood concept in decoupling

▶︎
How SERDES works in an FPGA, high speed serial TX/RX for beginners

▶︎
Preview - "High-Performance SERDES Design" Online Course (2025) - Prof. Sam Palermo (Texas A&M U.)

▶︎
The Scariest Chart in Electrical Engineering

▶︎
Serial Protocol Fundamentals

▶︎
China Just Built an AI Chip Out of Light (To Bypass Silicon Limits)

▶︎
What is clock and data recovery?

▶︎
EEVblog #496 - What Is An FPGA?

▶︎
CICC ES3-4 - "Mixed-signal electrical interfaces" - Prof. Elad Alon

▶︎
6 Horribly Common PCB Design Mistakes

▶︎
