DVD Lecture 11: Sign Off and Chip Finishing - Part 2
Bar-Ilan University 83-612: Digital VLSI Design This is Lecture 1 of the Digital VLSI Design course at Bar-Ilan University. In this course, I cover the basics of Chip Implementation, from designing the logic (RTL) to providing a layout ready for fabrication (GDS). Lecture 11 wraps up the RTL to GDS flow with the extra steps that are needed to take a design that has finished place and route and prepare it for tape-out. Part 2 of the lecture focuses on chip finishing, including steps such as density fill, Antenna checks, physical verification and more. Lecture slides can be found on the EnICS Labs web site at: https://enicslabs.com/academic-course... All rights reserved: Prof. Adam Teman Emerging nanoscaled Integrated Circuits and Systems (EnICS) Labs Faculty of Engineering, Bar-Ilan University
DVD - Lecture 9: Routing
DVD - Lecture 1: Introduction
DVD - Lecture 10: Packaging and I/O Circuits
VLSI - Lecture 2c: The Manufacturing Process - Process Variations
FPGAs Aren’t Processors (Unless You Want Them to Be) || FPGA Deep Dive and Use
VLSI - Lecture 7e: Basic Timing Constraints
The History of the FPGA: The Ultimate Flex
Watch this if everything feels too much (gentle comfort for tired women)
VLSI - Lecture 1c: Introduction - How a Chip is Born
Turing Award Winner: Disagreeing with Google, Postgres, Future Problems | Mike Stonebraker
How Massive Aircraft Engines Are Mass Produced Inside Complex Assembly Factory
TCL scripting language Explained clearly with examples #please have a look
EEVblog 1752 - Texas Instruments SCREWED UP the NE5532!
VLSI - Lecture 8a: SRAM - Introduction
How to write Synthesizeable RTL
We're 99.9% sure this pattern is true, but no one can prove it
VLSI Design Styles (Part 1)
TCL for Physical Design | Top 10 Examples
VLSI - Lecture 6a: Interconnect (Capacitance)
