Cadence Virtuoso: NOR Gate Schematic Design || Part-1.
This video is about the schematic design of cmos NOR gate using Cadence Virtuoso Tool. Simulation of NOR gate is performed using ADE-XL.
▶︎
Cadence Virtuoso: Layout of NOR Gate || Part-2.
▶︎
NOR Gate simulation using Cadence Virtuoso tool.
▶︎
Cadence Virtuoso:: Design of NAND Gate Schematic || Part-1.
▶︎
CMOS NAND-Gate schematic, symbol and simulation in Cadence Virtuoso
▶︎
the true reason C++ always wins
▶︎
How Radar Jamming Actually Works.
▶︎
Fall asleep while I build a zoo (Part 2) | Planet Zoo to help you sleep
▶︎
Stop Designing Like a Beginner | 6 Advanced DFMA Tips
▶︎
I Hacked This Temu Router. What I Found Should Be Illegal.
▶︎
Stop Prompting Claude. Use Karpathy's Method Instead.
▶︎
Something is jamming GPS over Europe. Here's what we found
▶︎
Mechanisms EVERY Mechanical Engineer Should Know
▶︎
CMOS Inverter Design in Cadence Virtuoso | Schematic | Symbol | Transient & DC Analysis
▶︎
Boolean Expression using CMOS Logic Y=(AB+CD+E)' Using Cadence virtuoso tool
▶︎
Every Advanced Hardware Protocols Explained in 8 Minutes
▶︎
How We Won the Hardest Engineering Competition at UT Austin
▶︎
I made a GPU at home
▶︎
Layout design and post layout simulation in Spectre
▶︎