Layout design and post layout simulation in Spectre
This tutorial video covers the basics of layout design and post-layout simulation using Cadence Spectre. The demonstration is done for a CMOS inverter in UMC 180nm technology. Calibre tool has been used for the DRC, LVS and parasitic extraction. The video will be helpful for the beginners of analog circuit design.
▶︎
Cadence tutorial - CMOS Inverter Layout
▶︎
ENGR338 Digital Electronics - Lecture 8 The SAR Architecture (successive approximation register ADC)
▶︎
Webinar - Analog schematic capture & simulation with Stefan Schippers
▶︎
DRC, LVS and PEX using Cadence PVS/Quantus and Calibre Environments | MMIC 23
▶︎
GLOBALFOUNDRIES Webinar: Analog Design Workshop for 22FDX 22nm FD SOI Technology Part 2
▶︎
How Huawei Just Built an Impossible Chip
▶︎
Creator of C++: Bell Labs, Negative Overhead Abstraction, Mistakes | Bjarne Stroustrup
▶︎
Tutorial OrCAD and Cadence Allegro PCB Editor | 2022 | Step by Step | For Beginners
▶︎
STM32 PCB Design - Complete Walkthrough - Altium Designer & JLCPCB - Phil's Lab #41
▶︎
SPI: The serial peripheral interface
▶︎
Introduction to FPGA Part 1 - What is an FPGA? | Digi-Key Electronics
▶︎
How Massive Aircraft Engines Are Mass Produced Inside Complex Assembly Factory
▶︎
6. Monte Carlo Simulation
▶︎
Top 5 Beginner PCB Design Mistakes (and how to fix them)
▶︎
Allen Bradley PLC Programming Sequencer Tutorial. Sequence Control
▶︎
Designing Billions of Circuits with Code
▶︎
Cadence Layout Tutorial
▶︎
MOSFET vs Transistor vs Relay: Which Should You Use?
▶︎
Design a CMOS inverter using Cadence Virtuoso
▶︎