AXI Introduction Part 1: How AXI works and AXI-Lite transaction example
Hi, I'm Stacey, and in this video I discuss AXI! Here's part 2 • AXI Introduction Part 2: AXI-Lite state ma... Github Code https://github.com/HDLForBeginners/Ex... Google form to give me your feedback: https://forms.gle/ssNwzTKiioj3RNHD9 0:00 Introduction 1:40 Difference between AXI Stream and AXI 2:39 Basic Transaction overview 4:15 Signal prefixes and naming convention 4:45 Signal meaning overview 9:28 AW example 9:51 AXI Stream Rule recap 11:50 W example 13:29 B example 13:50 AXI rule 1 14:30 AR and R example 14:50 Axi rule 2 15:30 Final Notes 16:39 Summary of all rules 17:17 Outro Buy me a coffee to support my channel: https://www.buymeacoffee.com/fpgasfor...
▶︎
AXI Introduction Part 2: AXI-Lite state machine example explained!
▶︎
W1_L5: AXI bus protocol overview
▶︎
AXI Stream basics for beginners! A Stream FIFO example in Verilog.
▶︎
What is AXI Lite?
▶︎
DMA basic example
▶︎
AXI Write and Read Transfer | Beginner-Friendly AMBA Protocol Tutorial || All about VLSI ||
▶︎
What is AXI (Part 1)
▶︎
Creator of C++: Bell Labs, Negative Overhead Abstraction, Mistakes | Bjarne Stroustrup
▶︎
New Jellyfish Aquarium • Healing of Stress, Anxiety and Depressive States • Goodbye Insomnia #30
▶︎
How the AXI-style ready/valid handshake works
▶︎
ZYNQ AXI Interfaces Part 1 (Lesson 3)
▶︎
Zynq Part 1: Vivado block diagram (no Verilog/VHDL necessary!)
▶︎
How Huawei Just Built an Impossible Chip
▶︎
The AI Take Over Has Completely Backfired and I Can't Be Happier
▶︎
AXI Protocol Basics | Prepare For VLSI Industry | Join Our Advance Verification Program
▶︎
Introduction to Direct Memory Access (DMA)
▶︎
What is ZYNQ? (Lesson 1)
▶︎
Something is jamming GPS over Europe. Here's what we found
▶︎
How I made a 60fps Eink Monitor, the Modos Flow
▶︎