High-Speed CMOS Serial Transmitters for 56-112Gb/s Electrical Interconnects Tod Dickson
San Diego Joint Chapter Website https://ewh.ieee.org/r6/san_diego/ssc... Abstract Data rates in high-speed wireline communication links continue to increase, fueled by demands in data center and high-performance computing applications. In recent years, serial link data rates have increased from 28Gb/s to 56Gb/s, with 112Gb/s rapidly approaching. To achieve these higher data rates across high-loss electrical channels, standards are switching from NRZ to PAM4 signaling. In this talk, we will start with an overview of serial transmitter architectures focusing on feed-forward equalization (FFE) techniques as well as power considerations for PAM4 links. Next, we will look at the design of a 56-Gb/s PAM4 transmitter designed in 14nm FinFET CMOS technology with a fractionally-spaced FFE. Finally, we will look at directions for 112Gb/s and discuss the design of a 112-Gb/s PAM4 transmitter in 14nm FinFET CMOS technology with precise equalization control to minimize intersymbol interference in PAM4 links. Speaker Biography: Timothy (Tod) Dickson received the B.S. and M.Eng. degrees at the University of Florida, and the Ph.D. degree at the University of Toronto. Since 2006, he has been with the IBM T.J. Watson Research Center in Yorktown Heights, NY. He currently leads research projects investigating high-speed power-efficient I/O solutions for electrical and optical wireline communication links. He is also an Adjunct Professor at Columbia University in New York, NY, where he teaches graduate courses in analog and mixed-signal circuit design. He has received numerous best paper awards, including the IEEE Journal of Solid-State Circuits Best Paper Award in 2009, and the IEEE Custom Integrated Circuits Conference (CICC) Best Paper Award in 2015. He is an Associate Editor for the IEEE Solid State Circuits Letters, and serves on the Technical Programming Committee of the IEEE CICC where he currently chairs the wireline circuits subcommittee. He is a Senior Member of the IEEE, and a Solid State Circuits Society Distinguished Lecturer for 2019-2020.

Thinking About the Technology Platform for Next-generation AI, Professor Naveen Verma

ES3-3- "ADC-based Wireline Transceivers" - Yohan Frans

Understanding High Speed Signals - PCIE, Ethernet, MIPI, ...

The Path to 200Gbps Serial Links

CICC ES2-1 - "IC Design after Moore's Law" - Dr. Greg Yeric

Circuit Insights @ ISSCC2025: Circuits for Wireline Communications - Kevin Zheng

Ringamp: The Scalable Amplifier We’ve All Been Waiting For? - Ben Hershberg | CICC 2020 | ES

How DSP is Killing the Analog in SerDes

High Speed Digital-to-Analog Converters -A Tutorial - Gabriele Manganaro | CICC 2020 | ES

CICC 2015 EdSession by Pavan Hanumolu on Low Dropout Regulators

N-path Passive Mixers: Simple Circuits, Surprising Capabilities, Prof. Alyosha Molnar, 03/25/2022

This Battery Lasts for 30 Years And China Just Put It on the Grid

Fundamental Concepts in Jitter and Phase Noise Presented by Ali Sheikholeslami

Architecture & Technology Implications Of A Chiplet Based Future, Sam Naffziger

Low-Power SAR ADCs - Pieter Harpe | ESSCIRC 2019 Tutorial

High Speed Communications Part 1 - The I/O Challenge

FinFET Technologies for Analog Design

CICC ES3-4 - "Mixed-signal electrical interfaces" - Prof. Elad Alon

DTCO For Reliability & Quality In Advanced Nodes Mehul Shroff

