DDR5 Full flow from AXIVIP to DDRIP to DRAMVIP Simulation waveform explanation.
DDR5 6400MT/s, 64 byte Write and read transaction. Step1: AXI vip sending write transaction How exactly those write transaction will travel from AXI to DDRIP and DDRIP to DRAM VIP. Step2: AXI VIP sending read request. How exactly read transaction will travel from DRAM to AXI Also need to compare write data and read data in AXI Interface.
▶︎
FPGAs Aren’t Processors (Unless You Want Them to Be) || FPGA Deep Dive and Use
▶︎
PCIe Gen5 TL & DL Coding and Theory explanation ELOBCHIP.
▶︎
DDR5 - 6400MT/s Product for DV & RTL Engineers full flow. ELOBCHIP
▶︎
We let AI buy a robot and a car, it does exactly what experts warned.
▶︎
7 Microcontrollers You Should NEVER Use in a Product
▶︎
ARM AMBA CHI Specification Overview & Coding Overview.
▶︎
ARM AMBA5 CHI PROTOCOL ELOBCHIP
▶︎
Reinventing Entropy | Compression is Intelligence Part 1
▶︎
AMBA CHI TOPOLOGY & NODES(RN,HN,MN,SN).
▶︎
China Just Built What TSMC Said Was Impossible
▶︎
AI Did This.
▶︎
I love using a wireless USB keyboard with my vintage PCs (HIDman AXP)
▶︎
Andrej Karpathy: From Vibe Coding to Agentic Engineering w/ Stephanie Zhan
▶︎
At 37 He Worked At Subway. At 58, He Solved An "Impossible" Problem
▶︎
The Hidden Time Sink in Electronics Design
▶︎
NVIDIA Monopoly is DEAD | OPEN-SOURCE Chips Are HERE!
▶︎
Unbelievable Workers | Working with Talented Engineers #46 #fail #adamrose #smartworkers
▶︎
Introduction to FPGA Part 1 - What is an FPGA? | Digi-Key Electronics
▶︎
Let’s Handle 1 Million Requests per Second, It’s Scarier Than You Think!
▶︎