Review of Server PCB Layout & Schematic - Part 6: DDR4 Memory Layout & CPU Power
This video is about: DDR4 Layout, DDR4 Power Planes, Tabbed Routing, 90A (MAX 255A) Power Supply Planes, CPU Decoupling, Non PCB Components Project Olympus: https://www.opencompute.org/wiki/Serv... Files - Olympus Intel: http://files.opencompute.org/oc/publi... Would you like to support me in what I do? It's simple: you will help me a LOT, when you sign up for one of our Schematic and PCB Design online courses at https://www.fedevel.com/academy/ The other ways to support me in what I do are: support me through Patreon page / robertferanec sign up for my Udemy course, Learn to Design Your Own Boards https://www.udemy.com/learn-to-design... send me an email and/or leave a positive comment watch and like the videos :) read my Welldone Blog at https://www.fedevel.com/welldoneblog/ spread a word about FEDEVEL Academy It is much appreciated. Thank you, Robert
Review of Server PCB Layout & Schematic - Part 7: MISC
EEVblog #1247 - DDR Memory PCB Propagation Delay & Layout
How to measure DDR4 memories
DDR Memory
Review of Server PCB Layout & Schematic - Part 1: Processor
Top 5 Beginner PCB Design Mistakes (and how to fix them)
Integrated SSDs Should Be Illegal, But Why Would They Care!
Ensuring DDR4 Electrical Performance at Intended Data-Rate
Something is jamming GPS over Europe. Here's what we found
AI PCB Layout vs. Human Design: The Honest Truth
How C Really Works
Ground in PCB Layout - Separate or Not Separate? (with Rick Hartley)
How to make a PCB prototyping with UV soldermask - STEP by STEP
Keynote: After the AI Hype – What’s Real, and What’s Next - Richard Campbell - 2026
DDR5 Educational Series - Introduction to DDR5
How do Graphics Cards Work? Exploring GPU Architecture
Understanding fanout and breakout on DDR4 chips | PCB design flow series: Chapter 3.2
Defining and routing PCB constraints for DDR3 memory circuits - Part 1: The theory
Casey Muratori – The Big OOPs: Anatomy of a Thirty-five-year Mistake – BSC 2025
