ECE 165 - Lecture 15: Sequential Logic II (2021)
In this lecture, we introduce the concept of clock skew, and how that affects how we time sequential circuits. Then, we get into transistor-level design details of latches, including transmission-gate dynamic latches, and positive-feedback-based static latches. We end with a brief discussion on clocked CMOS (C2MOS) dynamic latches.
▶︎
ECE 165 - Lecture 16: Sequential Logic III (2021)
▶︎
ECE 165 - Lecture 18: Memories (2021)
▶︎
ECE 165 - Lecture 17: Sequential Logic IV (2021)
▶︎
The Professor Who Taught People How To Think (1962)
▶︎
Man with suspended licence joins court call while driving
▶︎
These 10 ICs Will Teach You Electronics Faster!
▶︎
We're 99.9% sure this pattern is true, but no one can prove it
▶︎
the true reason C++ always wins
▶︎
The French Do Not Care About Work
▶︎
The Ultimate Component: OpAmp (ElectroBOOM101 – 013)
▶︎
The Insane Genius of a Formula 1 Gearbox
▶︎
ECE 165 - Lecture 12: Arithmetic Building Blocks II (2021)
▶︎
NERVOUS 12-Year-Old Who Can Sing Without Opening Her Mouth Earns Mel B's GOLDEN BUZZER!
▶︎
The most beautiful formula not enough people understand
▶︎
Something is jamming GPS over Europe. Here's what we found
▶︎
How Maxwell's Equations Were Discovered
▶︎
1 Hour of Season 2 Moments That Proves Lightning Can Strike Twice
▶︎
William Dunham, A tribute to Euler
▶︎