Integrating The UART - Making an 8 Bit pipelined CPU - Part 80
I've been working on a separate mini-series to build a ttl-uart from scratch, in this video I integrate the UART into the main cpu build to run it through it's paces but also to get an opportunity to test the cpu with the lcd display limiting the clock. After some basics tests of send and receive I convert the prime number finding demo to use the serial port and make it generate all the 16bit primes as fast as my current clock will allow it.

▶︎
FIFO Buffer - UART from Scratch - Part 4

▶︎
Bughunt! - Making an 8 Bit pipelined CPU

▶︎
Transmit - UART from Scratch - Part 1

▶︎
Framebuffer - VGA from Scratch - Part 3

▶︎
Flow Control - UART from Scratch - Part 9

▶︎
The Insane Genius of a Formula 1 Gearbox

▶︎
Running Microsoft's first product on the Altair 8800, from paper tape

▶︎
New CPU Backplane - Making an 8 Bit pipelined CPU - Part 102

▶︎
The TI Homebrew Gets RAM!

▶︎
Amithlon: The Amiga's Last Chance at Survival?

▶︎
The Commodore 65 - A Rare Prototype

▶︎
Casey Muratori – The Big OOPs: Anatomy of a Thirty-five-year Mistake – BSC 2025

▶︎
Is this the most powerful 8-bit system ever? - Making an 8 Bit pipelined CPU - Part 100

▶︎
6502 Reasons Why I Love This Machine

▶︎
Something is jamming GPS over Europe. Here's what we found

▶︎
Write a UART driver (Polling and Interrupt) | Embedded System Project Series #18

▶︎
A 6502 Based Computer on a Single Breadboard

▶︎
Soyuz "Globus" Mechanical Navigation Computer Part 1: Grand Opening

▶︎
I made a custom ASIC: World's first of its kind

▶︎
