Experiment 5A-CMOS XOR Gate (Schematic, Symbol, Test Circuit) design using Cadence