VLSI Physical Design with Timing Analysis
The course covers all the steps of VLSI Physical design flow needed for VLSI chip design. It includes all the steps of VLSI Physical design such as partitioning, chip planning, placement, Routing, and finally Clock routing. As the timing of digital circuits is important, two weeks will be completely dedicated to Static Timing Analysis (STA). A demo of several Open-source tools such as Qflow, Yosys, OpenSTA, and OpenROAD is also included in the course.
▶︎
Lecture 01 : Introduction to VLSI Design
▶︎
Clock Tree Synthesis (CTS)
▶︎
Lecture 02 : Introduction to VLSI Physical Design
▶︎
MOS Transistor Basics-I
▶︎
🚀 Complete Generative AI Course | RAG, AI Agents & Deployment | Build Production-Ready AI Apps
▶︎
Static Timing Analysis- I
▶︎
Physical Design in VLSI : The Complete Guide Marathon
▶︎
DVD - Lecture 5: Timing (STA)
▶︎
Mod-01 Lec-01 Historical Perspective and Future Trends in CMOS VLSI Circuit and System Design
▶︎
The World's Most Important Machine
▶︎
Static Timing Analysis (STA) – Live Demo Session for ASIC & FPGA Engineers
▶︎
Masterclass on Timing Constraints
▶︎
Lecture - 1 Introduction on VLSI Design
▶︎
The ULTIMATE VLSI ROADMAP 2026| How to get into semiconductor industry? | Ece Roadmap!
▶︎
Basic Concepts of Integrated Circuit - I
▶︎
Advanced VLSI Design: 2023-24 Lecture 5 Static Timing Analysis
▶︎
Lecture 31: Latches and Flip-Flops (Part I)
▶︎