SiFive 2nd Generation Intelligence Family Introduction
In this video, SiFive Co-Founder and Chief Architect Krste Asanović presents the second generation of the SiFive Intelligence Family, a suite of RISC-V-based AI accelerator IP cores. These cores support efficient edge AI acceleration across applications from low-power far-edge devices to cloud-scale systems. Built on the open RISC-V standard with custom extensions, the family ensures compatibility with the RVA23 profile, enabling seamless integration with custom accelerators for AI inference, large language models, and related workloads. The second generation delivers up to 2x throughput improvements vs. competition, single-cycle AI instructions, and direct-to-core interfaces such as SSCI and VCIX for enhanced scalability. Supported by more than 40 first-generation design wins, these cores facilitate standalone or hybrid deployments in SoC designs. Key Highlights: 0:13 – Introduction, RISC-V Enables AI 1:19 – 1st Gen Intelligence Family Recap 2:53 – Accelerator Control Unit (ACU) use case 5:29 – Introducing the newest member of the family, the X100 Series 6:47 – X100 Performance vs. Competition 7:06 – X100 Customer case studies 7:40 – Introduction to improvements made to X200, X300 and XM 8:33 – SiFive AI software stack 9:48 – New feature details, SSCI and VCIX 11:09 – Memory subsystem improvements 11:35 – New instruction example, Exponential function 12:03 – Family performance, application fit and summary of features Key Features of the Intelligence Family • Scalability Options: X100 for tinyML workloads; X200/X300 for vector-based processing; XM for scalable scalar, vector, and matrix operations such as LLMs • Accelerator Control Unit interfaces: SSCI for control and VCIX for high bandwidth data movement • New extensions: Including exponential function, targeted for massive speedups in AI model bottlenecks • Software Ecosystem: Comprehensive stack with extensive tools, performance analyzers, and integration with open-source frameworks Available for license today. For more details visit SiFive.com. Subscribe to the channel for additional RISC-V content, including technical overviews. #sifive #RISC-V #EdgeAI #AIIP #VectorProcessing #CustomAccelerators #TinyML #LLM #SoCDesign #AIHardware #LocalAI #PhysicalAI #CompanionCore #ACU Product page: https://www.sifive.com/cores/intellig... Related video: • SiFive 2nd Generation Intelligence Technol...

SiFive 2nd Generation Intelligence Technology Explainer

RISC-V Explained - RISC-V Extensions for AI

How Huawei Just Built an Impossible Chip

SiFive 3rd Gen Performance P500 Series Introduction

Intel — The Tech Giant That Lost Its Lead | ApexFall

Panther Lake, 18A & The current state of Intel

SiFive 3rd Gen Performance P500 Series Technology Explainer

The World's Most Important Machine

The Future of Compute

Why Do Mainframes Still Exist? What's Inside One? 40TB, 200+ Cores, AI, and more!

The Race to Harness Quantum Computing's Mind-Bending Power | The Future With Hannah Fry

RISC-V is Built for Artificial Intelligence and SiFive Solutions for AI

Something is jamming GPS over Europe. Here's what we found

This Tiny 1000bhp 13Kg YASA Motor Cuts 200kg From EVs!

How Nvidia GPUs Compare To Google’s And Amazon’s AI Chips

IBM's Starling quantum computer: 20,000X faster than today's quantum computers

Peter Thiel’s Palantir Is Finally Falling Apart

The AI Bandwidth Wall & Co-Packaged Optics

SiFive Product Update

