المرحلة الرابعة -Integrated Circuits Implementing Logic in CMOS-Electrical Engineering- م.م نوار سعد

Join Today
المرحلة الرابعة -Integrated Circuits Technologies-CMOS Circuits-Electrical Engineering- م.م نوار سعد
▶︎

المرحلة الرابعة -Integrated Circuits Technologies-CMOS Circuits-Electrical Engineering- م.م نوار سعد

CMOS Circuits - Pull Down and Pull Up Network, PDN, PUN, Karnaugh Map, Digital Logic, NOT, NAND, XOR
▶︎

CMOS Circuits - Pull Down and Pull Up Network, PDN, PUN, Karnaugh Map, Digital Logic, NOT, NAND, XOR

Algorithms & Data Structures - Lecture 11 - Chapter 6 -Optimizing for Optimistic Scenarios
▶︎

Algorithms & Data Structures - Lecture 11 - Chapter 6 -Optimizing for Optimistic Scenarios

Lecture 6: Transistor Sizing in CMOS Logic Gates – Speed, Power & Area Trade-offs
▶︎

Lecture 6: Transistor Sizing in CMOS Logic Gates – Speed, Power & Area Trade-offs

المرحلة الرابعة -Electronics -TTL Circuits - Electrical Engineering ( م.م نوار سعد)
▶︎

المرحلة الرابعة -Electronics -TTL Circuits - Electrical Engineering ( م.م نوار سعد)

Section 1 - Introduction to VLSI (CLOCKED CMOS Logic Circuits ) - VLSI Circuit Design 2025
▶︎

Section 1 - Introduction to VLSI (CLOCKED CMOS Logic Circuits ) - VLSI Circuit Design 2025

شرح لاي اوت للموسفت (lay-out of cmos circuit )
▶︎

شرح لاي اوت للموسفت (lay-out of cmos circuit )

How to solve a MOSFET circuit
▶︎

How to solve a MOSFET circuit

logic functions using cmos بالعربي |م/ محمود غالي | هندسة الزقازيق
▶︎

logic functions using cmos بالعربي |م/ محمود غالي | هندسة الزقازيق

Making logic gates from transistors
▶︎

Making logic gates from transistors

What is a CMOS? [NMOS, PMOS]
▶︎

What is a CMOS? [NMOS, PMOS]

CMOS Example [Inv(A+B*C)*C+D]
▶︎

CMOS Example [Inv(A+B*C)*C+D]

VLSI Stick Diagram: Y = ~[(A+B+C)•D]
▶︎

VLSI Stick Diagram: Y = ~[(A+B+C)•D]

SR Latch Circuit - Basic Introduction
▶︎

SR Latch Circuit - Basic Introduction

SR latch
▶︎

SR latch

But what is the Fourier Transform? A visual introduction.
▶︎

But what is the Fourier Transform? A visual introduction.

Building logic gates from MOSFET transistors
▶︎

Building logic gates from MOSFET transistors

Master CMOS Layout Design from A to Z | Transistor-Level Schematics, Compact Layout using Euler Path
▶︎

Master CMOS Layout Design from A to Z | Transistor-Level Schematics, Compact Layout using Euler Path

CMOS Basics - Inverter, Transmission Gate, Dynamic and Static Power Dissipation, Latch Up
▶︎

CMOS Basics - Inverter, Transmission Gate, Dynamic and Static Power Dissipation, Latch Up

But what are Hamming codes? The origin of error correction
▶︎

But what are Hamming codes? The origin of error correction