[CS61C FA20] Lecture 10.3 - RISC-V Procedures: Memory Allocation
CS 61C Lecture 10.3 - RISC-V Procedures: Memory Allocation Fall 2020 Inst: Borivoje Nikolic 9/18/20 https://cs61c.org/fa20 Copyright @2020 UC Regents; all rights reserved
![[CS61C FA20] Lecture 10.1 - RISC-V Procedures: Function Call Example](https://i.ytimg.com/vi/THhKfRlQTyU/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLDektZanPBdhfSojc8Xp0a_PEBQcw)
▶︎
[CS61C FA20] Lecture 10.1 - RISC-V Procedures: Function Call Example

▶︎
RISC-V Introduction to Stack & SP - Part I - The Motivation
![[CS61C FA20] Lecture 05.1 - C Memory Management: Dynamic Memory Allocation](https://i.ytimg.com/vi/J6mhHw7UTPM/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLDI7WeSmNejMH__Jx-gesrgCfSqAg)
▶︎
[CS61C FA20] Lecture 05.1 - C Memory Management: Dynamic Memory Allocation
![[CS61C FA20] Lecture 07.2 - RISC-V Intro: Elements of Architecture: Registers](https://i.ytimg.com/vi/mIDxHr5_sxo/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLBIJQ4KERk7ZsanTAIINPdVUuR4kw)
▶︎
[CS61C FA20] Lecture 07.2 - RISC-V Intro: Elements of Architecture: Registers
![[CS61C FA20] Lecture 08.2 - RISC-V lw, sw, Decisions I: Data Transfer Instructions](https://i.ytimg.com/vi/Vo2WL9acC5M/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLD6vSW7pJzNCFedoz7fO3jbfuEUcA)
▶︎
[CS61C FA20] Lecture 08.2 - RISC-V lw, sw, Decisions I: Data Transfer Instructions

▶︎
COSC562 - Sv39 MMU System

▶︎
DDCA Ch6 - Part 12: The Stack
![[CS61C FA20] Lecture 05.3 - C Memory Management: Memory Locations](https://i.ytimg.com/vi/Keducx5bp-g/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLA_YvGh9iJUPvAPmYHNFPuEk3R0iQ)
▶︎
[CS61C FA20] Lecture 05.3 - C Memory Management: Memory Locations

▶︎
DDCA Ch6 - Part 11: RISC-V Functions
![[CS61C FA20] Lecture 20.4 - Single-Cycle CPU Control: Control Logic Design](https://i.ytimg.com/vi/VZHbfvhIEq8/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLA0RUY73CE1KpoZmON4ok4t8Qrhcg)
▶︎
[CS61C FA20] Lecture 20.4 - Single-Cycle CPU Control: Control Logic Design

▶︎
Mastering Memory: Allocation Techniques in C, C++, and ARM Assembly
![[CS61C FA20] Lecture 07.3 - RISC-V Intro: RISC-V add/sub Instructions](https://i.ytimg.com/vi/-Vv4UaG9o9k/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLBaSUwBq9npO1ykoWeVR_UIKiIlgQ)
▶︎
[CS61C FA20] Lecture 07.3 - RISC-V Intro: RISC-V add/sub Instructions

▶︎
Could Covering Your Car In Dimples Like A Golf Ball Save Fuel? | MythBusters

▶︎
What are the differences ARM, x86 or RISC-V?

▶︎
Pointers in RISC-V Assembly
![[CS61C FA20] Lecture 10.4 - RISC-V Procedures: Summary](https://i.ytimg.com/vi/E2QbJ3pOnts/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLBKcDXRhNkSEFaIyrPoW5ZDF67jcg)
▶︎
[CS61C FA20] Lecture 10.4 - RISC-V Procedures: Summary

▶︎
Ift201 MIPS Data Path Lecture
![[CS61C FA20] Lecture 07.1 - RISC-V Intro: RISC-V Assembly Language](https://i.ytimg.com/vi/w7efr8-MRPQ/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLBo55wYOl4nJShVvWMtux0C0DTDpw)
▶︎
[CS61C FA20] Lecture 07.1 - RISC-V Intro: RISC-V Assembly Language

▶︎
Instruction Breakdown/Datapath Tutorial
![[CS61C FA20] Lecture 18.3 - Single-Cycle CPU Datapath I: R-Type Add Datapath](https://i.ytimg.com/vi/f1cZGi4mZqo/hqdefault.jpg?sqp=-oaymwEjCNACELwBSFryq4qpAxUIARUAAAAAGAElAADIQj0AgKJDeAE=&rs=AOn4CLCzlg5v-ah0OJbvtG5v3a7Nrlb53g)
▶︎
