Demystifying FalsePath, Recovery/Removal, Uncertainty, PVT, and OCV in Static Timing Analysis (STA)
This Episode with Clean Remastered Audio : • Mastering Static Timing Analysis (STA) | I... Prepare to embark on an enlightening journey as we delve into a multitude of captivating topics in this thought-provoking episode. Our comprehensive discussion covers a range of essential subjects that are sure to expand your understanding of Static Timing Analysis (STA). We begin by exploring the various types of False Path in STA Analysis, shedding light on the intricate nuances of Asynchronous False Path, Static False Path, and Non-Functional False Path. Furthermore, we delve into the realm of Clock Uncertainty, unraveling its conceptual framework and exploring the methods used to quantify this crucial element. Additionally, we delve into the intricacies of Process-Temperature-Voltage Corners and their profound impact on delays, as well as their influence on setup/hold violations. Lastly, we unveil the fascinating concept of On Chip Variations (OCV), exploring its significance and the role it plays in the realm of STA. Join us on this engaging journey as we unlock the secrets behind these essential elements in the world of Static Timing Analysis. Chapters for easy navigation: 00:00 Beginning of the video 00:08 Video Index Chapters 01:15 Types of False Path in STA Analysis 02:49 Asynchronous False Path in STA 04:05 Static False Path in STA : Recovery & Removal Time 06:13 Non-Functional False Path in STA 08:46 Clock Uncertainty Concept 10:56 Clock Uncertainty Quantification 11:54 Process-Temperature-Voltage Corners & Delay 14:15 Process-Temperature-Voltage Corners & Setup/Hold-Violation 15:12 On Chip Variations (a.k.a OCV) ___Open Timer Installation Video Link :: • Complete Guide: Installing OpenTimer for S... ____Open Timer Demo Video Link :: • Unlocking Live VLSI Design Analysis with O... _________ #statictiminganalysis #vlsidesign #vlsi Courtesy & Reference: Music by BenSound.com Image by Tobias Dahlberg from Pixabay Image by OpenClipart-Vectors from Pixabay Image by Darwin Laganzon from Pixabay https://github.com/OpenTimer/OpenTime... ELEX 7660 : Digital System Design 2018 Winter Term , Lecture - 8 Synthesis & Timing Analysis , Mark McDermott , The University of Texas at Austin , Lecture 21 STA - Static Timing Analysis : Gil Rahav ,Semester B’ , EE Dept. BGU. Static Timing Analysis in a nutshell , Frank de Bont OpenTimer Wiki Disclaimer: The values shown in the Timing .lib/Liberty file are hand written for educational purpose and does not come from any actual design. Resemblance Timing .lib/Liberty data, shown in this video, to any real data is purely co-incidence. The Mission of TechSimplifiedTV is inspired from philosophy of : @SatishKashyapB @iit @nptel-nociitm9240 @npteliitguwahati8283 @NPTELSpecialLectureSeries @NPTELSpecialLectureSeries @nptel-indianinstituteofsci8064 @interactivesessionswithiit7882 @NPTELGATEPreparation @NPTELANSWERS @NPTELSolutions2020 @swayam-nptelofficeiitkhara474

Mastering Static Timing Analysis (STA) with Liberty Timing Library (.lib)

sta lec30 clock gating checks part-1 | Static Timing Analysis tutorial | VLSI

STA Recovery & Removal Checks Explained | Static Timing Analysis Ep. 04

Glimpses on PVT corners’ evolution

Bought a Broken CNC Lathe They Don’t Want Me to Fix

Multicycle Paths | STA | Back To Basics

Integrated SSDs Should Be Illegal, But Why Would They Care!

MOSFET vs Transistor vs Relay: Most People Get This Wrong

Synthesis/STA - false path example and concept

Something is jamming GPS over Europe. Here's what we found

Multi cycle path in VLSI | Multi cycle path Constraint | Multi cycle path example

CLOCK LATENCY, SKEW AND JITTER EXPLAINED || STATIC TIMING ANALYSIS FULL COURSE || DAY 7 ||

sta lec25 recovery and removal checks | Static Timing Analysis tutorial | VLSI

The World's Most Important Machine

STA lec39 Latch Time Borrow | Static Timing Analysis tutorial | VLSI

HP 3458A - Why is this 31 year old Multimeter UNRIVALLED?

Synthesis/STA SDC constraints - set_input_delay and set_output_delay constraints

