RISC-V Pseudoinstructions (li, la, call, lb, sb,...)

A discussion of the RISC-V pseudoinstructions used for loading constants and addressing labels. Course website with handouts: https://faculty.cs.niu.edu/~winans/CS... RVALP document: https://github.com/johnwinans/rvalp/r... Music used in this video (Vibe Tracks, Alternate) was downloaded from the YouTube Audio Library: https://www.youtube.com/audiolibrary_... #riscv #rv32i

Join Today
How to use assertions in C/C++ programs
▶︎

How to use assertions in C/C++ programs

Introduction to the RISC-V ABI
▶︎

Introduction to the RISC-V ABI

RISC-V RV32I Instruction Encoding
▶︎

RISC-V RV32I Instruction Encoding

RISC-V Assembly Hello World (Part 1)
▶︎

RISC-V Assembly Hello World (Part 1)

Introduction to RISC-V and the RV32I Instructions
▶︎

Introduction to RISC-V and the RV32I Instructions

Arm vs RISC V- What You Need to Know
▶︎

Arm vs RISC V- What You Need to Know

The Genius of RISC-V Microprocessors - Erik Engheim - ACCU 2022
▶︎

The Genius of RISC-V Microprocessors - Erik Engheim - ACCU 2022

DDCA Ch6 - Part 12: The Stack
▶︎

DDCA Ch6 - Part 12: The Stack

Privileged ISA
▶︎

Privileged ISA

Keynote: After the AI Hype – What’s Real, and What’s Next - Richard Campbell - 2026
▶︎

Keynote: After the AI Hype – What’s Real, and What’s Next - Richard Campbell - 2026

The Magic of RISC-V Vector Processing
▶︎

The Magic of RISC-V Vector Processing

MeganWachs - Keynote RISC-V and FPGAs: Open Source Hardware Hacking
▶︎

MeganWachs - Keynote RISC-V and FPGAs: Open Source Hardware Hacking

LMARV-1: A RISC-V processor you can see. Part 1: 32-bit registers.
▶︎

LMARV-1: A RISC-V processor you can see. Part 1: 32-bit registers.

Robotron - Computers from the GDR
▶︎

Robotron - Computers from the GDR

Is Russia Actually Losing?
▶︎

Is Russia Actually Losing?

Explaining RISC-V: An x86 & ARM Alternative
▶︎

Explaining RISC-V: An x86 & ARM Alternative

Multiple Processors and Multiple Cores
▶︎

Multiple Processors and Multiple Cores

DDCA Ch6 - Part 11: RISC-V Functions
▶︎

DDCA Ch6 - Part 11: RISC-V Functions

Assembly Programming with RISC-V: Part 1
▶︎

Assembly Programming with RISC-V: Part 1

The Fascinating Story of Fairchild Semiconductor, the Traitorous Eight Who Sparked Silicon Valley
▶︎

The Fascinating Story of Fairchild Semiconductor, the Traitorous Eight Who Sparked Silicon Valley