7.4 - Applying Eulers path for stick diagram representations

7.4 - Applying Eulers path for stick diagram representations The lecture emphasizes on placing the polysilicon gates in an optimized order to achieve compact layout. Applying Eulers path for achieving compact layout is explained in this lecture by taking two combinational circuit gates. The lecture also discusses on extracting parastic capacitances from the stick diagram.