Designing 7-nm IP, Bring It On Moore! | Synopsys
In keeping with Moore’s Law, discover how Synopsys is developing 10nm/7nm IP for SoC designs. Learn how tradeoffs are made in electrostatics, leakage, pattern, manufacturability and transistor performance to meet PPA requirements. See how quantum effects impact FinFET designs in terms of fin width, fin height and anything that impacts bandgap. Technology can be scaled to 7nm, bringing performance and power improvements.
▶︎
Tech Talk: Kenichi Miyaguchi, imec, Holistic Approach to Curvilinear Enablement for Advanced Logic
▶︎
Turing Award Winner: Disagreeing with Google, Postgres, Future Problems | Mike Stonebraker
▶︎
Integrated circuit scaling to 10 nm and beyond - Mark Bohr, Intel Senior Fellow
▶︎
GLOBALFOUNDRIES webinar: Analog Design Workshop for 22FDX 22nm FD-SOI Technology part I
▶︎
FinFETs
▶︎
Türkei – USA Highlights | Gruppe D, FIFA WM 2026 | sportstudio
▶︎
Introduction to Electronic Design Automation (EDA)
▶︎
FinFET Technologies for Analog Design
▶︎
FinFET process flow
▶︎
Sam Sivakumar of Intel talks about Lithography and Patterning: Part 1
▶︎
"Problems and Solutions at 7nm" - David Fried Video Interview with Semiconductor Engineering
▶︎
Using Large Language Models | Build Your Own LLM Workshop #1
▶︎
Can You Do 7nm Chips Without EUV?
▶︎
This Engine Will Reinvent Space Travel
▶︎
Engineering the Gate-All-Around Transistor
▶︎
Chip Challenges At 3/2nm
▶︎
On-Chip Variation
▶︎
Advanced Process Technologies - Part 3: FinFET Layout
▶︎
How Nvidia GPUs Compare To Google’s And Amazon’s AI Chips
▶︎