DVD - Lecture 6: Moving to the Physical Domain
Bar-Ilan University 83-612: Digital VLSI Design This is Lecture 6 of the Digital VLSI Design course at Bar-Ilan University. In this course, I cover the basics of Chip Implementation, from designing the logic (RTL) to providing a layout ready for fabrication (GDS). Lecture 6 covers the traversal from the logical domain of RTL and Synthesis to the Physical Implementation stages of Floorplanning, Placement and Routing. This lecture focuses on Floorplanning, including Power Planning and a bit about Multi-Voltage and Hierarchical design. Lecture slides can be found on the EnICS Labs web site at: https://enicslabs.com/academic-course... All rights reserved: Prof. Adam Teman Emerging nanoscaled Integrated Circuits and Systems (EnICS) Labs Faculty of Engineering, Bar-Ilan University

DVD Lecture 7: Standard Cell Placement

DVD - Lecture 8: Clock Tree Synthesis

DVD - Lecture 10: Packaging and I/O Circuits

DVD - Lecture 1: Introduction

The Scariest Chart in Electrical Engineering

This Battery Lasts for 30 Years And China Just Put It on the Grid

China quietly saved the world last month

Turing Award Winner: Disagreeing with Google, Postgres, Future Problems | Mike Stonebraker

The 17-Year-Old Student Who Solved a Major Math Mystery

The (Overdue) Collapse of Bullsh*t Companies

DVD - Lecture 5: Timing (STA)

Mastering Power Integrity

EEVblog #496 - What Is An FPGA?

Frankreich – England Highlights | Spiel um Platz 3, FIFA WM 2026 | sportstudio

DVD - Lecture 9: Routing

Chip design from the bottom up – Reiner Pope

DVD - Lecture 4: Logic Synthesis - Part II

The Fascinating Story of AMD, the Chip Company That Refused to Die and Finally Beat Intel

Creator of C++: Bell Labs, Negative Overhead Abstraction, Mistakes | Bjarne Stroustrup

