Compiler Construction for Hardware Acceleration: Challenges and Opportunities
Albert Cohen's keynote talk for the ISC2020's International Workshop on Machine Learning Hardware. Link to slides: https://mlhardware.github.io/2020/mli... Workshop URL: https://mlhardware.github.io

▶︎
Building Compilers for AI Programming Frameworks | Prof. Uday Reddy Bondhugula | IICT 2024

▶︎
"TVM: An End to End Deep Learning Compiler Stack" by Thiery Moreau (OctoML)

▶︎
ASPLOS Keynote: The Golden Age of Compiler Design in an Era of HW/SW Co-design by Dr. Chris Lattner

▶︎
2020 LLVM Developers’ Meeting: M. Amini & R. Riddle “MLIR Tutorial”

▶︎
MLIR Beginner-Friendly Tutorial: Part 1

▶︎
2025 EuroLLVM - Deep Dive into the MLIR to LLVM IR Translation Mechanism

▶︎
9. What Compilers Can and Cannot Do

▶︎
TPU V4 and Trends in Accelerator Hardware - Mike Hutton

▶︎
2023 LLVM Dev Mtg - MLIR Is Not an ML Compiler, and Other Common Misconceptions

▶︎
2020 LLVM in HPC Workshop: Keynote: MLIR: an Agile Infrastructure for Building a Compiler Ecosystem

▶︎
2019 EuroLLVM Developers’ Meeting: T. Shpeisman & C. Lattner “MLIR: Multi-Level Intermediate Repr..”

▶︎
Horace He: Building Machine Learning Systems for a Trillion Trillion Floating Point Operations

▶︎
024 Hardware accelerator for FHEW w/ Jonas Bertels

▶︎
I Interviewed The Creator Of LLVM, Clang, Swift, and Mojo

▶︎
How LLVM & Clang work

▶︎
Polyhedral Compilation as a Design Pattern for Compilers (1/2) - Albert Cohen - PLISS 2019

▶︎
Groq's Tensor Streaming Processor

▶︎
2023 EuroLLVM - MLIR Dialect Design and Composition for Front-End Compilers

▶︎
Something is jamming GPS over Europe. Here's what we found

▶︎
