Advanced Process Technologies - Part 1: Moving to the Third Dimension
This is part 1 of my lecture on Advanced Process Technologies. In this lecture, I introduce advanced process technologies based on FinFET (Tri-gate) structures. In the lecture, I start with the motivation for the move to the "third-dimension" and then overview the primary mechanisms for fabricating a deeply scaled (22nm and below) FinFET device in comparison with traditional planar device fabrication. This leads to the perspective of FinFETs from a designers point of view, taking a look at the features of these new devices and process nodes and focusing on transistor layout, layout-dependent effects (LDEs) and device parasitics. I wrap up my talk with a look to the near-future with the current trends of gate-all-around (GAA) nano-sheet (nano-ribbon) devices and buried power rails. Many thanks to Alvin Loke for his great tutorials on these subjects in recent years and Or Nahum, who taught me a lot about the process aspects of deep nanoscale fabrication. The lecture slides, along with the slides and links to videos for many other lectures, can be found on the EnICS Labs website at https://enicslabs.com/short-courses/ All rights reserved: Prof. Adam Teman Emerging nanoscaled Integrated Circuits and Systems (EnICS) Labs Faculty of Engineering, Bar-Ilan University

Advanced Process Technologies - Part 2: Fabricating a FinFET

Advanced Process Technologies - Part 3: FinFET Layout

Engineering the Gate-All-Around Transistor

Turing Award Winner: Disagreeing with Google, Postgres, Future Problems | Mike Stonebraker

Trump Preps for 80th Birthday, Threatens to Hit Iran, Knicks Historic Win & Elon Musk Trillionaire!?

Inside Anthropic, the $965 Billion AI Juggernaut | The Circuit

Thyristors Did to Power What Transistors Did to Logic

The World's Most Important Machine

Advanced Process Technologies - Part 4: Layout Dependent Effects and Parasitics

Gate-All-Around — The Future of Transistors

1.1 - Semiconductor Industry: Present & Future (Kevin Zhang)

FinFET Technologies for Analog Design

FinFETs

USA – Paraguay Highlights | Gruppe D, FIFA WM 2026 | sportstudio

Advanced Process Technologies - Part 5: Current Trends

TSMC FinFlex: How Chips are made Worse to get Better

Nanoscale FinFET Technology for Circuit Designers, by Dr. Alvin Loke - Nov. 2021.

Inside Micron Taiwan’s Semiconductor Factory | Taiwan’s Mega Factories EP1

The 10-Year Plan to Cure All Disease With AI (Google DeepMind CEO Interview)

