RISC-V Pseudoinstructions
RISC-V Instruction Set Architecture is a free, open, modern, extensible, assembly language. This series walks through the 32-bit integer variant, and shows some standard extensions. This video details common pseudoinstructions as implemented in RARS RiscV Quick reference sheet is available at https://tinyurl.com/2e5e24c6
▶︎
RISC-V System Call Instructions
▶︎
Bits of Architecture: RISC-V Pipelined Architecture
▶︎
2026-07-09 - talking about 32-bit protected mode kernel (Part 2/2)
▶︎
RISC-V Pipelined Datapath Walkthrough
▶︎
Hello, Assembly! Retrocoding the World's Smallest Windows App in x86 ASM
▶︎
Why Einstein Field Equations So Hard?
▶︎
Something strange happens when you "bump the base"
▶︎
How Huawei Just Built an Impossible Chip
▶︎
Top 20 Most Quotable Monty Python Moments
▶︎
We're 99.9% sure this pattern is true, but no one can prove it
▶︎
The Technology We Killed in the 1960s Is Now Worth $3.3 Billion
▶︎
The French Do Not Care About Work
▶︎
1966: Alan Turing's Machines | Mathematics in Action | BBC Archive
▶︎
RISC-V Intro and R-type ALU Instructions
▶︎
Is Russia Actually Losing?
▶︎
From Child Prodigy to Winning Fields Medal, Nobel of Math
▶︎
Android 17 sucks. So I put Linux on a phone.
▶︎
The Tiny Donut That Proved We Still Don't Understand Magnetism
▶︎
The Theoretical Limit of Image Compression
▶︎